Commonly, Every time a bus bridge sees a transaction on just one bus that need to be forwarded to another, the first transaction should hold out till the forwarded transaction completes prior to a result's Prepared. A single noteworthy exception takes place in the case of memory writes. Listed here, https://nathanlabsadvisory.com/pci-3ds/